

Fast, Approximate Error Prediction for Unreliable Embedded Processors

M. Sc. Zheng Wang

Prof. Dr.-Ing. Anupam Chattopadhyay




- **Reliability has become a serious design concern**
- **Fault tolerance techniques exist through design layers, however**
 - Effects of faults are difficult to evaluate under fault injection [DAC'13]
 - Result in an over-protected system
 - Methodology for faults evaluation?
- **Solution: error prediction in architecture**
 - Analysis of logic masking effect
 - Accurate modeling of fault propagation
- **Approximate error prediction framework**
 - Integrated into commercial processor designer [Synopsys PD]
 - Generic for customized architecture (processor, ASIC, CGRA etc.)
 - Automated analysis toolflow


[DAC'13] H. Cho, S. Mirkhani, C. Cher, J. A. Abraham, and S. Mitra., "Quantitative Evaluation of Soft Error Injection Techniques for Robust System Design."

[Synopsys PD] Synopsys Processor Designer: <http://www.synopsys.com/IP/ProcessorIP/asip/processor-designer>

- Logic masking effect




- Probabilistic error Masking Matrix (PeMM)



- Applicable to simulation model (LISA), Verilog, VHDL


[KRISHNASWAMY'08] SMITA KRISHNASWAMY, GEORGE F. VIAMONTES, IGOR L. MARKOV, and JOHN P. HAYES., "Probabilistic transfer matrices in symbolic reliability analysis of logic circuits", TODAES, 2008

■ Fault (Token) tracking



Example for ALU instruction


Error Prediction Framework



PeMM Characterization Flow

- PeMM generator

iv. Record error-free outputs as **OUT_g**



Error-free outputs: EX_MEM_WBV_g, EX_MEM_BPR_g

Erroneous outputs: EX_MEM_WBV_e, EX_MEM_BPR_e

Compare and count:

if (EX_MEM_WBV_g != EX_MEM_WBV_e) EX_MEM_WBV_c++

if (EX_MEM_BPR_g != EX_MEM_BPR_e) EX_MEM_BPR_c++


$$M_{00} = \frac{EX_MEM_WBV_c}{N}$$

$$M_{10} = \frac{EX_MEM_BPR_c}{N}$$

We do this process N times (accurate when N spans whole boolean space)

Accuracy Improvement

- Large operation
- Solution: decomposition



- Parsing *read_from*, *write_to* and *signal* lists for each child operation
- Characterizing PeMM for each child operation

OPERATION alu_ex IN pipe.EX

```

{
  // split
  BEHAVIOR
  {
    if (BYPASS_ACTIVE(MEM.IN.BPR, IN.rs1))
    {
      alu_in1 = MEM.IN.WBV;
    }
    else
    {
      if (BYPASS_ACTIVE(WB.IN.BPR, IN.rs1))
      {
        alu_in1 = WB.IN.WBV;
      }
      else
      {
        alu_in1 = IN.op1;
      }
    }
  }
  alu_in2 = IN.op2;
}
// split
SWITCH (opcode)
{
  CASE add: { BEHAVIOR { alu_out = alu_in1 + alu_in2; }}
  CASE sub: { BEHAVIOR { alu_out = alu_in1 - alu_in2; }}
  CASE and: { BEHAVIOR { alu_out = alu_in1 & alu_in2; }}
  CASE or : { BEHAVIOR { alu_out = alu_in1 | alu_in2; }}
  CASE xor: { BEHAVIOR { alu_out = alu_in1 ^ alu_in2; }}
}
// split
BEHAVIOR
{
  if (dst != 0)
  {
    OUT.WBV = alu_out;
    OUT.BPR = dst;
  }
}


```

Data bypassing

Arithmetic

Assignment

- Accuracy Improvement
 - Control flow handling
 - Solution: using helper signals visible from simulator



E.g.: during execution stage, the second branch is active, i.e.: helper_signal = 2

BEHAVIOR

```


{
  if ( BYPASS_ACTIVE(MEM.IN.BPR, IN.rs1))
  {
    alu_in1 = MEM.IN.WBV; helper_signal = 1;
  }
  else
  {
    if ( BYPASS_ACTIVE(WB.IN.BPR, IN.rs1))
    {
      alu_in1 = WB.IN.WBV; helper_signal = 2;
    }
    else
    {
      alu_in1 = IN.op1; helper_signal = 3;
    }
  }
  alu_in2 = IN.op2;
}
    
```

helper_signal	MEM.IN.WBV	WB.IN.WBV	IN.op1
1	1	0	0
2	0	1	0
3	0	0	1

LUT

■ Error Propagation Modeling


- PeMM-based model
- Abstract data structure: Token




■ Error Propagation Modeling

■ Token propagation in pipeline

■ Permanent Token Pool and Temporary Token Pool



- Token propagation in logic operation




$$\begin{matrix} \text{alu_in1} \\ \text{alu_in2} \end{matrix} \begin{bmatrix} 100 \\ 000 \end{bmatrix} = \begin{bmatrix} 0.09 & 0.17 & 0.05 & 0.08 & 0.05 & 0.90 & 0.01 \\ 0.00 & 0.00 & 0.00 & 0.00 & 0.00 & 0.00 & 1.00 \end{bmatrix} \begin{bmatrix} 0.00 \\ 0.00 \\ 0.00 \\ 0.00 \\ 0.00 \\ 0.00 \\ 1.00 \\ 0.00 \end{bmatrix}$$

- EX_MEM_BPR
- DC_EX_rs1
- EX_MEM_WBV
- MEM_WB_BPR
- MEM_WB_WBV
- DC_EX_op1
- DC_EX_op2

PeMM of Child Operation alu_ex_1

helper_signal = 3

Token pool



opcode	alu_in1	alu_in2
1	1	1
2	1	1
3	0.5165	0.51556
4	0.54456	0.54308
5	1	1

LUT


$$\text{alu_out} \begin{bmatrix} 1.00 \\ 0.00 \end{bmatrix} = \begin{bmatrix} 1.00 & 0.82 & 0.82 \\ 0.00 & 0.00 & 0.00 \end{bmatrix} \begin{bmatrix} 1.00 \\ 1.00 \\ 0.00 \end{bmatrix}$$

opcode
alu_in1
alu_in2

PeMM of Child Operation alu_ex_2

opcode = 3 (AND &)

- Token propagation in logic operation



$$\begin{matrix}
 \text{EX_MEM_WBV} \\
 \text{EX_MEM_BPR}
 \end{matrix}
 \begin{bmatrix}
 1.00 \\
 0.00
 \end{bmatrix}
 =
 \begin{bmatrix}
 1.00 & 0.12 \\
 0.00 & 1.00
 \end{bmatrix}
 \begin{bmatrix}
 1.00 \\
 0.00
 \end{bmatrix}
 \begin{matrix}
 \text{alu_out} \\
 \text{dst}
 \end{matrix}$$

PeMM of Child Operation alu_ex_3

```

lui r1, 0x904f
ldc r2, 0x5624
add r3, r1, r2
lui r1, 0x8515
ldc r2, 0x4a5e
add r4, r1, r2

nop
nop
nop
nop

addiu r5, r3, 100
addiu r6, r3, 0
b L_2
L_1:
addiu r8, r6, 0
addiu r6, r5, 0
addiu r5, r8, 0
b L_2
L_2:
cmpgt r7= r5, r6
bne r7, L_1
nop

add r9, r4, r4
sub r10, r5, r9
and r11, r9, r10
or r12, r4, r9
xor r13, r9, r11

lui r2, 0x0080
cmpleu r7= r3, r4
cmpeq r14= r14, 0x0000
sw r10, r2, 0x0011
lw r15, r2, 0x0011

nop
nop

```

■ Experiment on LT_RISC processor (Synopsys IP)

Activated Operation	Operation Decomposition	Using Helper Signal
<i>cmp_rr</i>	-	√
<i>cmp_rr_ex</i>	√	√
<i>cmp_ri</i>	-	√
<i>cmp_ri_ex</i>	√	√
<i>alu_rrr</i>	-	√
<i>alu_rri</i>	-	√
<i>alu_rrr_ex</i>	√	√
<i>alu_rri_ex</i>	√	√
<i>lui_ri</i>	-	√
<i>ldc_ri</i>	-	√
<i>ld_rr</i>	-	√
<i>st_rr</i>	-	√
<i>address_generation</i>	√	√
<i>ld_mem</i>	√	√
<i>st_mem</i>	√	√
<i>fetch</i>	-	√
<i>update_pc</i>	-	-
<i>bra</i>	√	√
<i>brau</i>	√	√
<i>branch_execute</i>	√	√
<i>writeback_dst</i>	-	√

```


_EXIT:
nop

```

■ Error Prediction Accuracy against Fault Injection [ISQED'13]

- 1,000 testbenches with random inputs initialization
- Test pattern for PeMM characterization : 10,000 times
- Automatic characterization time: 2-3 seconds

```
add r9, r4, r4
sub r10, r5, r9
and r11, r9, r10
or r12, r4, r9
xor r13, r9, r11
```



[ISQED'13] W.Zheng, C. Chen, and A. Chattopadhyay. "Fast Reliability Exploration for Embedded Processors via High-level Fault Injection."

■ Execution Time for Token Tracking

- Comparison between $O(n)$ [Chafekar'13] and $O(1)$ implementations for token tracking engine


- $Q(n)$: QList for tracking
- $Q(1)$: QHash for tracking

Apps	0 token		1 token			20 tokens		
	O(n)	O(1)	O(n)	O(1)		O(n)	O(1)	
	(sec)	(sec)	(sec)	(sec)	Reduced Time	(sec)	(sec)	Reduced Time
Cordic	0.23	0.23	1.55	0.25	- 83.87%	1.98	0.33	- 83.33%
CRC	0.32	0.32	3.12	0.34	- 89.11%	5.23	0.62	- 88.15%
IDCT	0.26	0.28	5.83	0.29	- 95.03%	8.09	0.70	- 91.35%
Rijndael	0.35	0.35	4.75	0.39	- 91.78%	4.90	0.58	- 88.17%
Sobel	0.21	0.21	2.74	0.24	- 91.25%	2.87	0.64	- 77.67%
Viterbi	0.43	0.43	40.08	0.44	- 98.90%	49.82	0.81	- 98.37%

[Chafekar'13] Saumitra S. Chafekar, "Micro-architectural Error Propagation Analysis through Probabilistic Error Masking Matrices in Approximate Computing." Master thesis at MPSoC Architectures, RWTH Aachen, Dec, 2013

■ Application-level Case Study

- Error prediction for median filter [ASSP'79]
- Locations of errors after median filter are predicted
- Result matches algorithm of median filter, i.e. output pixel is determined by itself and 8 surrounding pixels



Original 16x16 image with injected token




Image after median filter with predicted errors

[ASSP'79] Huang, T., G. Yang, and G. Tang. "A Fast Two-dimensional Median Filtering Algorithm."

■ Conclusion

- Fast and automatic approximate error prediction framework
- Automatic PeMM characterization
- Accuracy of PeMM improvement methods
- PeMM-based error propagation investigation flow

■ Future Work

- Support to fine-grained PeMM characterization
- Extend to other architecture models
- Architecture vulnerability analysis using PeMM
- Techniques for energy-quality tradeoff

Thank you!

Questions?

Backups


■ Graphical user interface

[Back](#)

The screenshot displays the Fault/Token Injection GUI with several callout boxes highlighting key features:

- Project Configuration:** A dialog box for setting up the simulation environment, including fields for Config Name, Description, Directory, and Resource List.
- Task Window:** A window showing the progress of the simulation, including a table of tasks and a log of experimental results.
- Error Conditions:** A window listing resource names and pipeline registers, used to define specific error conditions for the simulation.
- Fault List:** A window displaying a list of faults (e.g., fault 1, fault 2, fault 3) and their properties.
- Fault Properties:** A window for configuring the details of a selected fault, such as its mode, injection cycle, and duration.
- Fault Locations:** A window for defining the specific locations (Place Name, Pipeline Index) where faults are injected.

- **Extract path timing from post placement & route netlist**
 - Apply static timing analysis (STA)
- **Annotate path timing for LISA resources**
 - Implement as potential delay fault in ISS
- **Runtime delay fault injection**
 - Update path timing dynamically
 - Timing variation model
 - Compare with given frequency
 - Inject during timing violation
- **Applications**
 - Frequency overscaling
 - Temperature-aware fault injection




- Temperature-aware timing variation

- Gate delay variation model [Lu@DAC'09]

$$\Delta d(T, \alpha, t) = \tilde{b} e^{-\frac{nE_{\alpha}}{kT}} \left(\frac{\alpha}{1-\alpha} \right)^n t^n \quad \text{T: temperature, } \alpha: \text{ duty cycle, } t: \text{ time}$$


- Approximate path delay variation using gate delay model




Error prediction example



Original



After DCT & Quant



After De-Quant & IDCT

- **Fine-grained error prediction**
 - Byte/nibble-wise error probabilities
 - Potential usage in approximate computing (e.g. DSP applications)
 - Predict Quality-of-Service
 - Avoid system over-protection

Token ID	Resource Name	Array Index	Created Cycle	Word Error (%)	Nibble-level Error Probability (%) (LS Nibble-MS Nibble)							
Token in bit 6 for <i>insn</i> register of <i>FE/DC</i> pipe stage @ cycle 3												
↓												
11	R	3	8	100	0	100	23.5	1.48	0.11	0.005	0.001	0
14	R	4	9	98.42	0	84.4	32.5	2.04	0.13	0.01	0	0
18	R	6	11	96.49	0	84.4	32.5	2.04	0.13	0.01	0	0
21	R	7	12	95.54	0	84.4	32.5	2.04	0.13	0.01	0	0
28	R	11	14	50.87	0	50.2	0	0	0	0	0	0
30	R	5	15	50.87	0	50.2	0	0	0	0	0	0
32	R	12	16	56.54	0	68.7	0	0	0	0	0	0
33	dmem	0x7FFF	17	54.27	0	49.6	50.4	0	0	0	0	0
Token in bit 1 for <i>WBV</i> register of <i>MEM/WB</i> pipe stage @ cycle 17												
↓												
3	dmem	0x7FFF	17	100	49.8	50.2	0	0	0	0	0	0
Token in bit 15 for <i>WBV</i> register of <i>EX/MEM</i> pipe stage @ cycle 9												
↓												
5	R	6	11	100	0	0	0	100	23.1	1.5	0.10	0.01
6	R	7	12	98.42	0	0	0	84.3	32.4	2.1	0.14	0.01

Location Timing Significance